



### 1.General:

The AK001 is a highly integrated RF transmitter capable of operation over a wide frequency range, including the 315,433,868 and 915 MHz license-free ISM (Industry Scientific and Medical) frequency bands. Its highly integrated architecture allows for a minimum of external components whilst maintaining maximum design flexibility. All major RF communication parameters are programmable and most of them can be dynamically set. The AK001 offers the unique advantage of programmable narrow-band and wide-band communication modes without the need to modify external components. The AK001 is optimized for low power consumption while offering high sensitivity and channelized operation. TrueRF™ technology enables a low-cost external component count (elimination of the SAW filter) whilst still satisfying ETSI and FCC regulations.


### 2.APPLICATIONS:

- ◆ Automated Meter Reading
- ◆ Wireless Sensor Networks
- ◆ Home and Building Automation
- ◆ Wireless Alarm and Security Systems
- ◆ Industrial Monitoring and Control
- ◆ Wireless M-BUS

### 3.FEATURES:

- ◆ High Sensitivity: down to -120 dBm at 1.2 kbps
- ◆ High Selectivity: 16-tap FIR Channel Filter
- ◆ Bullet-proof front end: IIP3 = -18 dBm, IIP2 = +35 dBm, 80 dB Blocking Immunity, no Image Frequency response
- ◆ Low current: Tx = 16 mA, 100nA register retention
- ◆ Constant RF performance over voltage range of chip
- ◆ FSK Bit rates up to 300 kb/s
- ◆ Fully integrated synthesizer with a resolution of 61 Hz
- ◆ FSK, GFSK, MSK, GMSK and OOK demodulation
- ◆ Built-in Bit Synchronizer performing Clock Recovery
- ◆ Incoming Sync Word Recognition
- ◆ 115 dB+ Dynamic Range RSSI
- ◆ Automatic RF Sense with ultra-fast AFC
- ◆ Packet engine with CRC, AES-128 encryption and 66- byte FIFO
- ◆ Built-in temperature sensor and Low Battery indicator

#### 4. PIN DESCRIPTION



PIN No.	Name	I/O/P	Description
1	VDD	P	Module Power supply Positive
2	RESET	I/O	Module Hardware Reset, low pulse active
3	DCLK	I/O	Module Digital I/O 0, can define by module Register.
4	DATA	I/O	Module Digital I/O 1, can define by module Register.
5	SCK	I	SPI clock input
6	MISO	O	SPI Master input and Slave output
7	MOSI	I	SPI Master output and Slave input
8	NSS	I	SPI Module Select control
9,10,11,12	GND	P	Module Power supply Negative, Groud
13	ANT	O	Module Antenna terminal, Default terminal

P: is power supply

### 5. Electrical Characteristics

#### 5.1. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

*Table Absolute Maximum Ratings*

Symbol	Description	Min	Max	Unit
VDDmr	Supply Voltage	-0.5	3.9	V
Tmr	Temperature	-55	+115	° C
Tj	Junction temperature	-	+125	° C
Pmr	RF Input Level	-	+6	dBm

#### 5.2 Operating Range

*Table Operating Range*

Symbol	Description	Min	Max	Unit
VDDop	Supply voltage	1.8	3.6	V
Top	Operational temperature range	-40	+85	°C
Clop	Load capacitance on digital ports	-	25	pF
ML	RF Input Level	-	0	dBm

#### 5.3 Power Consumption

*Table Power Consumption Specification*

Symbol	Description	Conditions	Min	Typ	Max	Unit
IDDSL	Supply current in sleep mode		-	0.1	1	uA
IDDIDLE	Supply current in Idle mode	RC oscillator enabled	-	1.2	-	uA
IDDST	Supply current in standby mode	Crystal oscillator enabled	-	1.25	1.5	mA
IDDFS	Supply current in synthesizer mode		-	9	-	mA
IDDR	Supply current in receive mode		-	16	-	mA

### 5.4 Frequency Synthesis

*Table Frequency Synthesizer Specification*

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Synthesizer Frequency Range	Programmable	290	-	340	MHz
			424	-	510	MHz
			862	-	1020	MHz
FXOSC	Crystal oscillator frequency	See section 7.1	-	32	-	MHz
TS_OSC	Crystal oscillator wake-up time		-	250	500	us
TS_FS	Frequency synthesizer wake-up time to PllLock signal	From Standby mode	-	80	150	us
TS_HOP	Frequency synthesizer hop time at most 10 kHz away from the target	200 kHz step	-	20	-	us
		1 MHz step	-	20	-	us
		5 MHz step	-	50	-	us
		7 MHz step	-	50	-	us
		12 MHz step	-	80	-	us
		20 MHz step	-	80	-	us
		25 MHz step	-	80	-	us
FSTEP	Frequency synthesizer step	$FSTEP = FXOSC/2^{19}$	-	61.0	-	Hz
FRC	RC Oscillator frequency	After calibration	-	62.5	-	kHz
BRF	Bit rate, FSK	Programmable	1.2	-	300	kbps
BRO	Bit rate, OOK	Programmable	1.2	-	32.768	kbps

### 5.5 Transmitter

All transmitter tests are performed with  $TxBw = 10$  kHz (Single Side Bandwidth) ,receiving a PN15 sequence with a BER of 0.1% (Bit Synchronizer is enabled), unless otherwise specified. The LNA impedance is set to 200 Ohms, Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, IIP3 and AMR tests is set 3 dB above the nominal sensitivity level.

*Table Transmitter Specification*

Symbol	Description	Conditions	Min	Typ	Max	Unit
RFS_F	FSK sensitivity, highest LNA gain	FDA = 5 kHz, BR = 1.2 kb/s	-	-118	-	dBm
		FDA = 5 kHz, BR = 4.8 kb/s	-	-114	-	dBm
		FDA = 40 kHz, BR = 38.4 kb/s	-	-105	-	dBm
		FDA = 5 kHz, BR = 1.2 kb/s*	-	-120	-	dBm
RFS_O	OOK sensitivity, highest LNA gain	BR = 4.8 kb/s	-	-112	-109	dBm
CCR	Co-Channel Rejection		-13	-10	-	dB
ACR	Adjacent Channel Rejection	Offset = +/- 25 kHz	-	42	-	dB
		Offset = +/- 50 kHz	37	42	-	dB



# AK001 FSK/OOK Transmitter Module

BI	Blocking Immunity	Offset = +/- 1 MHz	-	66	-	dB
		Offset = +/- 2 MHz	-	71	-	dB
		Offset = +/- 10 MHz	-	79	-	dB
	Blocking Immunity Wanted signal at sensitivity +16dB	Offset = +/- 1 MHz	-	62	-	dB
		Offset = +/- 2 MHz	-	65	-	dB
		Offset = +/- 10 MHz	-	73	-	dB
AMR	AM Rejection , AM modulated interferer with 100% modulation depth, fm = 1 kHz, square	Offset = +/- 1 MHz	-	66	-	dB
		Offset = +/- 2 MHz	-	71	-	dB
		Offset = +/- 10 MHz	-	79	-	dB
IIP2	2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO	Lowest LNA gain	-	+75	-	dBm
		Highest LNA gain	-	+35	-	dBm
IIP3	3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO	Lowest LNA gain	-	+20	-	dBm
		Highest LNA gain	-23	-18	-	dBm
BW_SSB	Single Side channel filter BW	Programmable	2.6	-	500	kHz
IMR_OOK	Image rejection in OOK mode	Wanted signal level = -106 dBm	27	30	-	dB
TS_RE	Transmitter wake-up time, from PLL locked state to <i>TxReady</i>	TxBw = 10 kHz, BR = 4.8 kb/s	-	1.7	-	ms
		TxBw = 200 kHz, BR = 100 kb/s	-	96	-	us
TS_RE_AGC	Transmitter wake-up time, from PLL locked state, AGC enabled	TxBw= 10 kHz, BR = 4.8 kb/s	-	3.0		ms
		TxBw = 200 kHz, BR = 100 kb/s		163		us
TS_RE_AGC &AFC	Transmitter wake-up time, from PLL lock state, AGC and AFC enabled	TxBw= 10 kHz, BR = 4.8 kb/s		4.8		ms
		TxBw = 200 kHz, BR = 100 kb/s		265		us
TS_FEI	FEI sampling time	Transmitter is ready	-	4.T <sub>bit</sub>	-	-
TS_AFC	AFC Response Time	Transmitter is ready	-	4.T <sub>bit</sub>	-	-
TS_RSSI	RSSI Response Time	Transmitter is ready	-	2.T <sub>bit</sub>	-	-
DR_RSSI	RSSI Dynamic Range	AGC enabled	-	-115	-	dBm
		Min Max	-	0	-	dBm



### 5.6 Digital Specification


Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified.

Table Digital Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	Digital input level high		0.8	-	-	VDD
V <sub>IL</sub>	Digital input level low		-	-	0.2	VDD
V <sub>OH</sub>	Digital output level high	I <sub>max</sub> = 1 mA	0.9	-	-	VDD
V <sub>OL</sub>	Digital output level low	I <sub>max</sub> = -1 mA	-	-	0.1	VDD
F <sub>SCK</sub>	SCK frequency		-	-	10	MHz
t <sub>ch</sub>	SCK high time		50	-	-	ns
t <sub>cl</sub>	SCK low time		50	-	-	ns
t <sub>rise</sub>	SCK rise time		-	5	-	ns
t <sub>fall</sub>	SCK fall time		-	5	-	ns
t <sub>setup</sub>	MOSI setup time	from MOSI change to SCK rising edge	30	-	-	ns
t <sub>hold</sub>	MOSI hold time	from SCK rising edge to MOSI change	60	-	-	ns
t <sub>nsetup</sub>	NSS setup time	from NSS falling edge to SCK rising edge	30	-	-	ns
t <sub>nhold</sub>	NSS hold time	from SCK falling edge to NSS rising edge, normal mode	100	-	-	ns
t <sub>nhigh</sub>	NSS high time between SPI accesses		20	-	-	ns
T <sub>DATA</sub>	DATA hold and setup time		250	-	-	ns

## 6. Module Package Outline Drawing

Unit: mm



Part Number	Operation Band
AK001-315	315MHz
AK001-433	433MHz
AK001-868	868MHz
AK001-915	915MHz



## 7. Module Revisions

Revisions	Date	Updated History
Rev1.0	April 2017	The first final release

## 8. Importance Notice

The AK001 datasheet will be changed by LJ ELECTRONICS TECHNOLOGY LIMITED according to the module design.

## 8.Contact us

E-mail: [bonnie@Ljelect.com](mailto:bonnie@Ljelect.com)      [Http://www.Ljelect.com](http://www.Ljelect.com)

LJ ELECTRONICS TECHNOLOGY LIMITED

TEL: 0769-83021397      FAX: 0769- 82828646

The 2nd Floor (west side),JieAn Industrial Park, The 1st Industrial Road,  
TuTang Village, ChangPing Town,DongGuan City, GuangDong, China